



# Hardware Overview

**SCICOMP**

**IBM**  
**July, 2006**

# Agenda

- **Hardware**
- **Software**
- **Documentation**

# Hardware Overview


- Core:




- Processors:



- Nodes:



- Clusters:



# IBM Product Naming

New Name	Old Names	Market	Processor
<b>System i</b>	iSeries, AS400	Commercial	RS64 POWER5
<b>System p</b>	RS6000 SP pSeries	Server, technical	POWER3 POWER4 POWER5
<b>System x</b>	xSeries IA-32	Server, technical	Intel AMD PowerPC
<b>System z</b>	zSeries ES9000	Mainframe	zSeries

# Power Processor Progression

Processor	Years	Clock Rate	Feature
<b>POWER2</b>	1990 - 1994	20 – 60 MHz	RISC
<b>P2SC</b>	1994 - 1998	60 – 150 MHz	Bandwidth
<b>POWER3</b>	1998 – 2002	200 – 450 MHz	Single Chip
<b>POWER4</b>	2001 – 2005	1 – 1.9 GHz	Dual Core
<b>POWER5</b>	2004 -	1.5 – 1.9 GHz	Multi-Thread
<b>POWER5+</b>	2006-	1.9 – 2.2 GHz	Speed bump

# POWER5 Systems


- **POWER5 processors**
  - Single and Dual processor chips
- **Modules**
  - Dual Chip Modules (DCM)
  - Multi Chip Modules (MCM)
- **Nodes**
  - Multiple modules
    - p5-575
    - p5-595
  - SMP within a node
- **Cluster**
  - Multiple nodes
  - Connected with High Speed Switch (HPS)

# System p5 “Nodes” – partial list

Model	Processors	Clock Rate (GHz)	Max Memory (x 2 <sup>30</sup> byte)
<b>p5 595</b>	16-64	1.65, 1.9	2000
<b>p5 590</b>	8-32	1.65	1000
<b>p5 575</b>	8-16	1.9, 2.2*	256
<b>p5 570</b>	2-16	1.9, 2.2*	512
<b>p5 560Q</b>	4-16	1.5*	128
<b>p5 520</b>	1,2	1.65, 1.9*	32
<b>p5 505</b>	1,2	1.5, 1.65*	32

\* - POWER5+

# POWER5 Processor Systems






# POWER5 Features

- Private L1 cache
- Shared L2 cache
- Shared L3 cache
- Interleaved memory
- Hardware Prefetch
- Multiple Page Size support

# Processor Characteristics

- **High frequency clocks**
  - Deep pipelines
  - High asymptotic rates
- **Superscalar**
- **Speculative out-of-order instructions**
- **Up to 8 outstanding cache line misses**
- **Large number of instructions in flight**
- **Branch prediction**
- **Hardware Prefetching**

# Block Diagram



# Processor Features

	<b>POWER4</b>	<b>POWER5</b>
<b>Clock</b>	1.0 – 1.9 GHz	1.5 – 2.2 GHz
<b>Caches</b>	Three levels	Three levels
<b>L3 Speed</b>	1/3 clock frequency	½ clock frequency
<b>Virtualization</b>	Up to 32 partitions	Up to 254 partitions
<b>Partitions</b>	Unit processor	Fractional
<b>Power Mang.</b>	Static	Dynamic
<b>Thread Execution</b>	Single Thread	Multi Threading
<b>Memory Store</b>	Single Buffer	Double Buffer
<b>Renaming Registers</b>	GP: 72 FP: 80	GP: 120 FP: 120

# Caches and Memory

	POWER4	POWER5
L1 Cache	Data: 32 kbyte Instruction: 64 kbyte 2-way Assoc., FIFO	Data: 32 kbyte Instruction: 64 kbyte 4-way Assoc., LRU
L2 Cache	1.5 Mbyte 8-way Assoc., FIFO	1.9 Mbyte 10-way Assoc., LRU
L3 Cache	32 Mbyte 8-way Assoc., LRU 120 Cycles	36 Mbyte 12-way Assoc., LRU ~80 Cycles
Memory Bandwidth	4 Gbyte/s/Chip*	16 Gbyte/s/Chip*

\* - if all memory DIMM slots occupied

# POWER4 – POWER5 Comparison


	POWER4+	POWER5
Frequency (GHz)	1.7	1.9
L2 Latency (Cycles)	12	12
L3 Latency (Cycles)	120	80
Memory Latency (Cycles)	351	220
Copy Bandwidth 4 proc. (Gbyte/s)	8	18
Linpack Rate N=1000 (Gflop/s)	3.9	5.6
SPECint_base2000	1077	1398
SPECfp_base2000	1598	2576

# POWER5 Design: Summary

- **More gates**
  - 170 million → 260 million
- **Enhancements**
  - Increased cache associativity
  - Increased number of rename registers
  - Reduced L3 and cache latency
- **New features**
  - Simultaneous Multi Threading
  - Dynamic power management


# POWER5 Dual Chip Module

- **One POWER5 chip**
  - Single or Dual Core
- **One L3 cache chip**





# Modifications to POWER4 System Structure



# End of hardware overview